P.S. KARTHIKA, B.A, DEE, B. Tech, M.E.

+ 973 38396192

karthikavignesh1021@gmail.com

Educational Qualifications

- M.E Electronics and Communication Engineering (VLSI DESIGN) (2015-2017) Coimbatore Institute of Technology (Government Aided Autonomous Institution, Coimbatore, India. First class with 8.10 out of 10 (CGPA).
- B. Tech Electronics and Communication Engineering (ECE) (2011-2014) Dr.B.R.Ambedkar Institute of Technology Pondicherry University, Port Blair, India. First class with 8.1 out of 10 (CGPA)
- Diploma in Electrical Engineering (EE) (2007 2010) Dr.B.R.Ambedkar Institute of Technology, Maharashtra State Board of Technical Education First class with 69.33%.
- B.A Bachelor of Arts (ENGLISH) (2014) Alagappa University -Distance Education.
- Central Board of Secondary Education (AISSE)(2007) Andaman Nicobar Islands.

Work Experiences

- PROJECT OFFICER Energy Conservation Building Code in All India Institute of Local Self-Government (AIILSG) from November 2018 to December 2019.
- GUEST LECTURER in Dr.B.R.Ambedkar Institute of Technology in Port Blair, Andaman from Jan 2018 to May 2018 and September 2018 to October 2018.
- LECTURER in Bhuvan Polytechnic College, Bangalore in Electrical Department from July 2017 to January 2018

Area of Interest

Electrical machine. Power System, Digital electronics, Mixed circuits CMOS Design

Work Related Certificates/Training/ Workshops

- Certificate of Excellence in AutoBotz AVR workshop conducted by Technophilia Systems with Robotics & Computer Applications Institute of the USA held at Dr.B.R. Ambedkar Institute of Technology, Port Blair on 20th&21th Sept 2013.
- Internship Certificate for one-month training Embedded System Design at TECH INNOVATES EMBEDDED SOLUTIONS at Chennai from 20th May to 20th June 2013.
 - Programming based on 8051 and AVR microcontrollers.
 - Introduction to Arduino software and ARM processors.
- Certificate of Proficiency in Interaction course on "Control Automation Instrumentation and Measurement" by CARIMO cell, IIT Bombay from Jan 28th to 30th2013.
 - Basics of the Control system, PID controllers, introduction to the embedded system.
 - Automation using SCADA- boiler automation, distributed control system.

- One week in-plant training and Television Broadcast in Doordarshan Kendra, Port Blair from 26th Dec 2011 - 30th Dec 2011.
- Two weeks of in-plant training in BSNL, Port Blair from 28th June 2010-3rd July 2011.
- One-month Industrial training in Surya Chakra Power Plant, Port Blair from1stJune 2009-30th June 2009.
- Certificate on VB.NET in Continuing Education Centre, Dr.B.R. Ambedkar Institute of Technology from 11.09.2013 to 28.09.2013.
- One-week industrial training in Electrical Section at Naval Ship Repair Yard, Port Blair from 8th Dec 2009 -14th Dec 2009.
- Certificate of Merit three-month course in AutoCAD from SIS Computer Education with "A" Grade on 01.08.2009 to 31.10.2009.
- Certificate on Paper Presentation in —ANALYSIS OF HYBRID FULL ADDER using 65 nm TECHNOLOGY" at Hindustan College on 19th Feb 2016.
- Certificate on Technical Quality Enhancement program in —BASIC GRAPH THEORY ALGORITHMSII at Coimbatore Institute of Technology held on even semester 2016.
- Certificate on Attended online one day workshop in "RTL DESIGN AND FUNCTIONAL VERIFICATION" at Maven Silicon on 17th July 2016.

Technical Skills

- Software tools: Auto CAD, PLC, Mat lab, Multisim, Keil μ vision Ride, Proteus ISIS professional, AVR studio
- Programming language: Assembly language Embedded.

Project Details

- ME VLSI DESIGN Project in Design of low power high-speed level shifter using the multisupply-voltage
 - The project aim is to Design of low power high-speed level shifter using multi-supply voltage
- ME VLSI DESIGN Mini –project The project aim is to Design a low power Carry Select Adder using BEC-1 converter.
- B. Tech Project in Voice controlled wheelchair The project aim is to control the wheelchair by means of voice command for a paralyzed person.
- Diploma Project in Design, Installation & Wiring of a residential building The project aim is to design, installation & wiring of a residential building.
- Diploma Mini Project in study of 1028 seated auditorium design, load calculation and safety system.
- Project Certificate in Embedded System Design at TECH INNOVATES EMBEDDED SOLUTIONS at Chennai.
 - Programming based on 8051 and AVR microcontrollers.
 - Introduction to Arduino software and ARM processors.

Research Article Publications

- Sowmiya J, Karthika P.S, Dr.S.UmaMaheswari, Puvaneswari G," Design Of Level Shifter By Using Multi-Supply Voltage" International Research Journal of Engineering and Technology(IRJET),e-ISSN: 2395-0056p-ISSN: 2395-0072, Volume: 03 Issue:11 | Nov-2016(Annexure II).
- Karthika.P.S, SowmiyaJ, Brunda KaleeswariK, MurlidharanK "Area Efficient Full Adder Design for Low Power Application" International Journal of Scientific Engineering and Research (IJSER), ISSN: 2347-3878, Volume: 04 Issue: 12 | Dec -2016 (Annexure II).
- Muralidharan .K, Karthika P.S, Sowmiya J, Sohail Akbar, "Gradient Histogram Estimation and Preservation for Image Denoising Using Dwt" International Research Journal of Engineering and Technology (IRJET), e-ISSN: 2395-0056p-ISSN: 2395-0072, Volume: 03 Issue: 11 | Nov-2016(Annexure II).

Personal Details

Name - P.S.Karthika
 D.O. B - 22 - 11 - 1991
 Gender - Female (Married)

Passport - U0675472

Present Address
 - Flat No – 23A, 2nd Floor, Mansoori Plaza, Building No.3304, Block 333, UmAlhassam, Kingdom of Bahrain

Declaration

I, hereby declare that the information contained herein is true and correct to the best of my knowledge and belief.

P.S.KARTHIKA, B.Tech, M.E.

danthoka.



Reg.No. 15 71 006/RG



The Syndicate of the Anna University hereby makes known that KARTHIKA PS has been admitted to the DEGREE OF MASTER OF ENGINEERING in VLSI DESIGN under the Faculty of Information and Communication Engineering, having completed the prescribed programme of study through COIMBATORE INSTITUTE OF TECHNOLOGY, COIMBATORE, an autonomous college affiliated to this University and having been certified by the duly appointed examiners to be qualified to receive the same, and has been placed in FIRST CLASS at the Examination held in APRIL 2017.

Given under the Seal of the University



Chennai 600 025 India

June 2018

Controller of Examinations



M. K. SWIGHT



COIMBATORE INSTITUTE OF TECHNOLOGY

(Autonomous Institution Affiliated to Anna University, Chennai)

COIMBATORE - 641 014

SERIAL No. : B 000208

INDIA

CONSOLIDATED GRADE SHEET

KARTHIKA.P.S.

NAME

REGISTER No. 15 71 006 PERIOD OF STUDY

2015 - 2017

DATE OF BIRTH 22-11-1991 PROGRAMME AND BRANCH
M.E. VLSI DESIGN

SEMESTER	COURSE	COURSE NAME	CREDIT	GRADE	No. OF ATTEMPTS	MONTH AND YEAR OF PASSING
I	15MVD11	GRAPH THEORY AND OPTIMIZATION TECHNIQUES	4	B+	1 1	DEC '2015
	15MVD12	ADVANCED DIGITAL SYSTEM DESIGN	3	Α.	1	DEC ' 2015
	15MVD13	CMOS VLSI DESIGN	3	B+	od o	DEC ' 2015
	15MVD14	SYSTEM DESIGN USING FPGA	3	B+	1	DEC '2015
	15MVD15	ANALOG VLSI CIRCUITS	3	В	1	DEC '2015
	15MVDE03	NANO ELECTRONICS	3	B+	1	DEC ' 2015
10	15MVD16	VLSI DESIGN LABORATORY - I	2	A	i	DEC' 2015
	15MVD17	SEMINAR AND TECHNICAL WRITING	1	A+	1	DEC '2015
п	15MVD21	LOW POWER CMOS CIRCUITS AND MEMORIES	3	A	1	MAY' 2016
	15MVD22	MIXED SIGNAL CIRCUIT DESIGN	3	A	1	MAY'2016
	15MVD23	TESTING OF VLSI CIRCUITS	3	A+	15 31 617	MAY' 2016
1 1	15MVD24	CAD FOR VLSI CIRCUITS	3	A	7 01 25	MAY'2016
	15MVDE14	GENETIC ALGORITHMS FOR VLSI	3	B+	u ci or g	MAY'2016
	15MVDE09	ADVANCED EMBEDDED SYSTEM DESIGN	3	A	i i	MAY'2016
	15MVD25	VLSI DESIGN LABORATORY - II	2	A+	1 01	MAY'2016
	15MVD26	MINI PROJECT	2	A+	1	MAY'2016
ш	15MVDE18	VLSI SIGNAL PROCESSING	3	A+	1	AUG ' 2016
200	15MVDE23	ARTIFICIAL INTELLIGENCE AND OPTIMIZATION TECHNIQUES	3	0	1	AUG '2016
3 3	15MVDE06	DSP INTEGRATED CIRCUITS	3	A	1	AUG'2016
		THE PROPERTY OF STATE				THE PROPERTY OF CITY O



DATE: 31-08-2017



exe

(R.SRIRAM)

Serial No.: C24/14/31248

c24/14/31248 maicherry Aniversity


The Vice-Chancellor and the Executive Council of the Pondicherry University, on the recommendations of the duly appointed Board of Examiners, hereby declare that

KARTHIKA, P.S. has been admitted to the Degree of

BACHELOR OF TECHNOLOGY

in Branch: **ELECTRONICS AND COMMUNICATION ENGINEERING** at the Examination and placed in **FIRST CLASS** He | She was a bonafide student of held in MAY 2014. DR. B.R. AMBEDKAR INSTITUTE OF TECHNOLOGY.

Given under the Seal of the University



Mamachand-Registrar

Puducherry Date 2 1 NOV 2016 Vice-Chancellor

NOV 13 NOV'13 NOV'13 NOV'13 MAY 14 NOV 13 MAY 14 MAY'14 10T18339 GRADE 4 m m O 4 4 O O D D D D A C O C O O 00--0m4mm00-0 YEAR OF PASSING REGISTER NO. 00 ELECTIVE: SATELLITE COMMUNICATION SYSTEMS ELECTIVE: SPECIAL TOPICS IN COMMUNICATION ELECTIVE: CELLULAR MOBILE COMMUNICATION TELECOMMUNICATION SWITCHING NETWORKS MICROWAVE AND OPTICAL ENGINEERING ADVANCED COMMUNICATION LABORATORY COMMUNICATION LABORATORY - III EMBEDDED SYSTEMS LABORATORY SUBJECT INDUSTRIAL VISIT/ TRAINING INDUSTRIAL MANAGEMENT PROFESSIONAL ETHICS COMPREHENSIVE VIVA EMBEDDED SYSTEMS PROJECT WORK PROJECT WORK ENGINEERING Course : B. Tech. (Electronics and Communication Engg.) SEMINAR SEME MAY'13 MAY'13 MAY'13 Dr. B. R. Ambedkar Institute of Technology, Port Blair C10413 MAY 122 MAY 12 MAY 113 NOV 113 YEAR OF PASSING NOV NON NOV NOV NOV NON CREDIT GRADE 44000 4 4 4 4 4 4 4 mmmmaaaam 0 0 ANTENNAS & WAVE PROPAGATION NETWORK & TRANSMISSION LINES LABORATORY ENGINEERING ELECTROMAGNETICS AND WAVES MICROPROCESSOR AND MICROCONTROLLER LAB ELECTRONIC CIRCUITS - II LABORATORY DATA STRUCTURES AND ALGORITHMS LAB LINEAR AND DIGITAL CONTROL SYSTEMS SYSTEM DESIGN USING ICS LABORATORY COMPUTER & COMMUNICATION NETWORKS NUMERICAL METHODS AND TECHNIQUES PROBABILITY AND RANDOM PROCESSES MICROPROCESSOR & MICROCONTROLLER DATA STRUCTURES AND ALGORITHMS NETWORKS & TRANSMISSION LINES ANALOG COMMUNICATION SYSTEMS - I LAB DIGITAL CIRCUITS LABORATORY INFORMATION THEORY & CODING COMMUNICATION LABORATORY -ELECTRICAL ENGINEERING LAB DIGITAL SIGNAL PROCESSING SUBJECT ELECTRONIC CIRCUITS - II COMPUTING GENERAL PROFICIENCY - II ELECTRONIC CIRCUITS - I SYSTEM DESIGN USING ICS GENERAL PROFICIENCY - I ELECTRICAL ENGINEERING COMMUNICATION LAB - II DIGITAL COMMUNICATION DESIGN COMPUTER NETWORKS LAB ENGINEERING ECONOMICS ELECTRON DEVICES LAB ELECTRONIC CIRCUITS PHYSICAL EDUCATION P.S. KARTHIKA MATHEMATICS - III SIGNALS & SYSTEMS ELECTRON DEVICES DIGITAL CIRCUITS ELECTIVE: VLSI ELECTIVE: SOFT CIRCUIT THEORY MAVEGUIDES COLLEGE NAME SEME

14/07/2014

DATE :

CHERRY UNIVE

4	4	4	4	,
-	-	-	-	ì
				ı
>	>	>	>	
<t< td=""><td>4</td><td>AT.</td><td>et.</td><td>K</td></t<>	4	AT.	et.	K
Σ	2	2	2	b
_	_	-	-	
>	MAY	>	>	

4	4	4	et-	
-	-	-	-	
-	-	-	*	
z	>	A	7	
=	₹	2		

-	-	

First Class

8.10

CGPA



Maharashtra State Board of Technical Education

P.S. KARTHYKA

Karthika.	the withinsigned
	completed the
	dies and having
	camination with
	been awarded the

DIPLOMA IN ELECTRICAL ENGINEERING

Maharashtra on the	09	day
of the month of		
year 2010 . In		
is set the seal and		
Director, Maharashtra		



DIRECTOR



Maharashtra State Board of Technical Education

STATEMENT OF MARKS OBTAINED BY

AWARD OF DIPLOMA CERTIFICATE

AN 0012140

MR. / MS. P.S. KARTHIKA

ENROLLMENT NO.: 7020050

EXAMINATION: SUMMER 2010

TERM: EVEN

PROGRAMME: EE DIPLOMA IN ELECTRICAL ENGINEERING

CODE & TITLE OF COU	RSE	COURSE	MAX. MARKS	MIN. MARKS	MARKS OBTAINED	
EE203 Electrical Science		TH	100	40	56	6
		PT	25	0	16	
		AG	125	50	88	
		PR	50	20	34	
	* * *	TW	25	10	16	
EE205 Electrical Measurements		TH	100	40	75	6
		PT	25	0	17	
		AG	125	50	92	
		PR	25	10	19	
		TW	25	10	18	
EE401 Power System - I		TH	100	40	55	4
		PT	25	0	19	
		AG	125	50	74	
EE402 Power System - II		TH	100	40,	80	4
		PT	25	0	12	
		AG	125	50	92	
EE403 Electrical Machines - I		TH	100	40	41	8
EE403 Electrical Machines - 1	,	PT	25	0	13	
			125	50	54	
		AG		20	41	
		PR	50		20	
		TW	25	10		
EE404 Electrical Machines - II		TH	100	40	70	8
		PT	25	0	16	
		AG	125	50	86	
		PR	50	20	47	
		TW	25	10	20	
EE405 Project - I		OR	25	10 -	20	4
		TW	75	30	65	
EE406 Project - II		OR	50	20	42	7
100000000000000000000000000000000000000		TW	100	40	76	
EE408 Power System - III		TH	100	40	68	8
		PT	25	0	15	
The second second		AG	125	50	83	
		PR	50	20	41	
		TW	25	10	20	
EE505 Control Of Electrical Machine		TH	100	40	70	6
EE503 Control Of Electrical Machine		PT	25	0	15	
		AG	125	50	85	
		PR	25	10	20	
					15	
		TW	25	10		
				40	64	
EE506 Manufacturing System For Electrical Machines		TH	100			6
EE506 Manufacturing System For Electrical Machines		PT	25	0	15	6
EE506 Manufacturing System For Electrical Machines		PT AG	25 125	50	79	6
EE506 Manufacturing System For Electrical Machines		PT	25			6
EE506 Manufacturing System For Electrical Machines		PT AG	25 125	50	79	6
EE506 Manufacturing System For Electrical Machines		PT AG	25 125	50	79	6
EE506 Manufacturing System For Electrical Machines		PT AG	25 125	50	79	6
EE506 Manufacturing System For Electrical Machines		PT AG	25 125	50	79	6
EE506 Manufacturing System For Electrical Machines		PT AG	25 125	50	79	6
EE506 Manufacturing System For Electrical Machines		PT AG	25 125	50	79	6
EE506 Manufacturing System For Electrical Machines		PT AG	25 125	50	79	6
EE506 Manufacturing System For Electrical Machines		PT AG	25 125	50	79	6
EE505 Manufacturing System For Electrical Machines		PT AG	25 125	50	79	6
EE505 Manufacturing System For Electrical Machines		PT AG	25 125	50	79	6
EE506 Manufacturing System For Electrical Machines		PT AG	25 125	50	79	6
EE506 Manufacturing System For Electrical Machines		PT AG	25 125	50	79	6
EE506 Manufacturing System For Electrical Machines		PT AG	25 125	50	79	6
EE506 Manufacturing System For Electrical Machines		PT AG	25 125	50	79	6
EE506 Manufacturing System For Electrical Machines		PT AG	25 125	50	79	6
		PT AG	25 125 25	50	79 17	6
	PROGRAMME MINIMI IM CREDIT	PT AG TW	25 125 25 TOTAL	50 10	79	
ATE: 07-10-2010	PROGRAMME MINIMUM CREDIT	PT AG	25 125 25	50 10	79 17	Credit
	PROGRAMME MINIMUM CREDIT	PT AG TW	25 125 25 TOTAL	50 10	79 17	Credit
		PT AG TW	25 125 25 25	RESULT WITH %	79 17 TOTAL MARKS OBTAINED	Credit
ATE: 07-10-2010	PROGRAMME MINIMUM CREDIT ADDITIONAL CREDIT	PT AG TW	25 125 25 TOTAL	50 10	79 17	Credit
ATE: 07-10-2010 998/EE/W0710/7020050/ 20100645	ADDITIONAL CREDIT	PT AG TW	25 125 25 25 TOTAL MAX. MARKS	RESULT WITH % 69.33	79 17 TOTAL MARKS OBTAINED	Credit Obtained 67
ATE: 07-10-2010 998/EE/W0710/7020050/ 20100645		PT AG TW	25 125 25 25	RESULT WITH % 69.33	79 17 TOTAL MARKS OBTAINED	Credit

क्रम संख्या/ S. No. SSE/ 2007/ 403181

केन्द्रीय माध्यमिक शिक्षा बोर्ड

Central Board of Secondary Education



極

सेकण्डरी स्कूल परीक्षा, 2007 ALL INDIA SECONDARY SCHOOL EXAMINATION, 2007

यह प्रमाणित किया जाता है कि This is to certify that PS KARTHIKA

अनुक्रमांक Roll No. 4181643 आत्मज/आत्मजा श्रीमती

P RAJLAKSHMI

एवं श्री & Shri

R PALANISWAMY

जिनकी जन्म तिथि Born on TWENTY SECOND NOVEMBER NINETEEN HUNDRED NINETY ONE

है, ने बोर्ड द्वारा मार्च, 2007 में आयोजित सेकण्डरी स्कूल परीक्षा passed the Secondary School Examination of the Board held in March, 2007

विद्यालय से GOVT MODEL SR SEC SCHOOL ABERDEEN PORT BLAIR A&N

निम्न विषयों में उत्तीर्ण की :in the following subjects :-

ENGLISH COMM.

HINDI COURSE-A

MATHEMATICS

SCIENCE & TECH.

SOCIAL SCIENCE

दिल्ली Delhi दिनांक

Dated 28-05-2007

(M.C. Sharma)

परीक्षा नियंत्रक Controller of Examinations



ALAGAPPA UNIVERSITY

(Accredited with 'A' Grade by NAAC) KARAIKUDI - 630 003. REGISTER NO. | 10C1120236 | DATE | 28/07/14

PROVISIONAL CERTIFICATE

KARTHIKA P S This is to certify that

has qualified for the Degree of B.A. (ENGLISH)

having passed the examination held in

2014. MAY

CLASS : THIRD.

Dr.K. UTHAYASURIYAN

Controller of Examinations

Dy.Registrar

Dy.Controller

HT	WON.	FIVE Pass MAY 2012 FIVE PASS MAY 2012 KINE PASS MAY 2012 ERO PASS MAY 2012 SIX PASS MAY 2012 SIX PASS MAY 2012 FIVE PASS DEC 2012 FIVE PASS DEC 2012 FIVE PASS DEC 2012 FIVE PASS DEC 2013	SS Third	Dr. K. UTNAYASURT IAN Controller of Examinations
MARKS	F	55 55 FIVE FIVE 49 49 FOUR NINE 40 40 FOUR ZERO 46 46 FOUR SIX 48 48 FOUR EIGHT 45 45 FOUR FIVE 46 46 FOUR FIVE 46 46 FOUR FIVE 47 FOUR FIVE 48 45 FOUR FIVE 49 FOUR FIVE 40 FOUR FIVE 41 44 FOUR FIVE 42 52 FIVE TWO	789 CLASS	THE BEST OF THE PERSON NAMED IN COLUMN TO THE PERSON NAMED IN COLU
	-	That I I I I I I I I I I I I I I I I I I I		Dy. Controller
	7	INKES SECONS		PASSING MINIMUM 40%
MARKET CHENTEN CHANGE	SUBJECT	COMMUNICATION SKILLS ENGLISH-PAPER - I LITERARY FORMS ELIZABETHAN LITERATURE RESTORATION LITERATURE HUMAN SKILL DEVELOPMENT ENGLISH-PAPER - II ROMANTIC LITERATURE VICTORIAN LITERATURE INDIAN ENGLISH LITERATURE SHAKESPEARE MODERN AND POST MODERN LITERATURE SHAKESPEARE MODERN AND COMMONMEALTH LITERATURES ENGLISH FOR COMPETITIVE EXAMINATIONS INTRODUCTION TO MASS COMMUNICATION	SEVEN ZERO NINE	A NAGAR A NAGAR DI - 630 003. 28/07/14 MAX. per 100 100 11 Internal: E. Examin L. Lotal)
Section 1	CODE	32222222222	TOTAL	ALAGAPPA DE ALAGAPPA DE ALAGAMENTE DATE: 28/2 Written Pape Practical Dissertation (Aubreviation Laboritation Aubreviation Laboritation



Andaman & Nicobar Administration डॉ भीमराव अंबेडकर प्रौद्योगिकी संस्थान BRAMBEDKAR INSTITUTE OF TECHNOLOGY

DR.B.R.AMBEDKAR INSTITUTE OF TECHNOLOGY पहाडगीव, पोर्ट क्लेयर - ७४४१०३ Pahargoon, PartBlair - 744103. अंडामान निकोबार दोप समुह Andaman & Nicobar Islands.



NO. 2-20/BRAIT/2015/1478

Dated 12 July, 2018.

TO WHOM SO EVER IT MAY CONCERN

This is to certify that Ms. Karthika P.S had been engaged as Guest Lecturer for B.Tech Programme in the Department of Electronics & Communication Engineering (ECE) of this Institute. She has rendered her services with effect from 12/01/2018 to 16/05/2018 during the Even Semester 2018-19.

I wish her all success for her future endeavors.

अ तथा कि प्रशासन A & N Administration पोर्ट ब्लेयर, Port Blair

DEAN (ACADEMIC)

DEAN (Academics) डा.भीमराव अंबेडकर प्रेचोगिकी मंखान DR. B.R. AMBEDKAR INSTITUTE OF TECHNOLOGY पहाडगाव, पोर्ट ब्लेयर

Pahargaon Port Blair - 744103